Front-end Design Verification InternPublished in Texas Instruments, India, 2019Worked with C2000 RTL team to automate RTL generation for various memory-mapped register IPs.Share on Twitter Facebook LinkedIn Previous Next