Front-end Design Verification Intern

Published in Texas Instruments, India, 2019

  • Worked with C2000 RTL team to automate RTL generation for various memory-mapped register IPs.